| Tài liệu tham khảo |
Loại |
Chi tiết |
| [2] E Beigne, Fabien Clermidy, Pascal Vivet, A Clouard, and M Renaudin. An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-level Design Framework.In proceedings the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC’05), pages 54 – 63, 2005 |
Sách, tạp chí |
| Tiêu đề: |
An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-level Design Framework |
| Tác giả: |
E Beigne, Fabien Clermidy, Pascal Vivet, A Clouard, M Renaudin |
| Nhà XB: |
11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC’05) |
| Năm: |
2005 |
|
| [3] Luca Benini and Giovanni De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70–78, January 2002 |
Sách, tạp chí |
| Tiêu đề: |
Networks on Chips: A New SoC Paradigm |
| Tác giả: |
Luca Benini, Giovanni De Micheli |
| Nhà XB: |
IEEE Computer |
| Năm: |
2002 |
|
| [4] Davide Bertozzi and Luca Benini. Xpipes: a network-on-chip architecture for gigascale systems-on-chip. In Circuits and Systems Magazine, IEEE, volume 4, pages 18–31, 2004 |
Sách, tạp chí |
| Tiêu đề: |
Xpipes: a network-on-chip architecture for gigascale systems-on-chip |
| Tác giả: |
Davide Bertozzi, Luca Benini |
| Nhà XB: |
Circuits and Systems Magazine, IEEE |
| Năm: |
2004 |
|
| [6] Christophe Bobda, Mateusz Majer, Dirk Koch, Ali Ahmadinia, and Jurgen Teich. A Dynamic NoC Approach for Communication in Reconfigurable Devices. In International Conference on Field-Programmable Logic and Applications (FPL), ser. Lecture Notes in Computer Science (LNCS), volume 3203, pages 1032–1036, 2004 |
Sách, tạp chí |
| Tiêu đề: |
A Dynamic NoC Approach for Communication in Reconfigurable Devices |
| Tác giả: |
Christophe Bobda, Mateusz Majer, Dirk Koch, Ali Ahmadinia, Jurgen Teich |
| Nhà XB: |
Lecture Notes in Computer Science (LNCS) |
| Năm: |
2004 |
|
| [7] Chritophe Bobda, Ali Ahmadinia, Mateusz Majer, Jurgen Teich, Sandor Fekete, and Jan van der Veen. DyNoc: A dynamic infrastructure for communication in dynamically reconfugurable devices. In proceedings of Field Programmable Logic and Applications, 2005 |
Sách, tạp chí |
| Tiêu đề: |
DyNoc: A dynamic infrastructure for communication in dynamically reconfugurable devices |
| Tác giả: |
Chritophe Bobda, Ali Ahmadinia, Mateusz Majer, Jurgen Teich, Sandor Fekete, Jan van der Veen |
| Nhà XB: |
Field Programmable Logic and Applications |
| Năm: |
2005 |
|
| [8] Evgeny Bolotin, Israel Cidon, and Ran Ginosarand Avinoam Kolodny. QNoC: QoS Architecture and Design Process for Network on Chip. Journal of Systems Architecture:the EUROMICRO Journal - Special issue: Networks on chip, 50:105–128, 2004 |
Sách, tạp chí |
| Tiêu đề: |
QNoC: QoS Architecture and Design Process for Network on Chip |
| Tác giả: |
Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny |
| Nhà XB: |
Journal of Systems Architecture: the EUROMICRO Journal |
| Năm: |
2004 |
|
| [9] Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, and Yu-Hen Hu. Reconfigurable Networks-on-Chip. Springer, 2012 |
Sách, tạp chí |
| Tiêu đề: |
Reconfigurable Networks-on-Chip |
| Tác giả: |
Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, Yu-Hen Hu |
| Nhà XB: |
Springer |
| Năm: |
2012 |
|
| [11] Caroline Concatto, Debora Matos, Luigi Carro, Fernanda Kastensmidt, Altamiro Susin, and Marcio Kreutz. NoC Power Optimization Using a Reconfigurable Router. In pro- ceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI (ISVLSI ’09), 2009 |
Sách, tạp chí |
| Tiêu đề: |
NoC Power Optimization Using a Reconfigurable Router |
| Tác giả: |
Caroline Concatto, Debora Matos, Luigi Carro, Fernanda Kastensmidt, Altamiro Susin, Marcio Kreutz |
| Nhà XB: |
IEEE Computer Society |
| Năm: |
2009 |
|
| [12] Rachid Dafali, Jean-Philippe Diguet, and Marc Sevaux. Key Research Issues for Recon- fgurable Network-on-Chip. In proceedings of the International Conference on Reconfig- urable Computing and FPGAs, 2008 |
Sách, tạp chí |
| Tiêu đề: |
Key Research Issues for Reconfigurable Network-on-Chip |
| Tác giả: |
Rachid Dafali, Jean-Philippe Diguet, Marc Sevaux |
| Nhà XB: |
International Conference on Reconfigurable Computing and FPGAs |
| Năm: |
2008 |
|
| [13] William J. Dally and Brian Towles. Route packets, not wires: on-chip interconnection networks. In proceedings of the 38th annual Design Automation Conference (DAC’01), pages 684 – 689, New York, NY, USA, 2001 |
Sách, tạp chí |
| Tiêu đề: |
Route packets, not wires: on-chip interconnection networks |
| Tác giả: |
William J. Dally, Brian Towles |
| Nhà XB: |
proceedings of the 38th annual Design Automation Conference (DAC’01) |
| Năm: |
2001 |
|
| [14] William James Dally and Brian Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004 |
Sách, tạp chí |
| Tiêu đề: |
Principles and Practices of Interconnection Networks |
| Tác giả: |
William James Dally, Brian Towles |
| Nhà XB: |
Morgan Kaufmann Publishers |
| Năm: |
2004 |
|
| [15] Nam-Khanh Dang, Thanh-Vu Le-Van, and Xuan-Tu Tran. Fpga implementation of a low latency and high throughput network-on-chip router architecture. In The Institute of Electronics, Information and Communication Engineers, 2011 |
Sách, tạp chí |
| Tiêu đề: |
Fpga implementation of a low latency and high throughput network-on-chip router architecture |
| Tác giả: |
Nam-Khanh Dang, Thanh-Vu Le-Van, Xuan-Tu Tran |
| Nhà XB: |
The Institute of Electronics, Information and Communication Engineers |
| Năm: |
2011 |
|
| [18] Jose Flich and Jose Duato. Logic-Based Distributed Routing for NoCs. IEEE Computer Architecture, 7(1):13–16, 2008 |
Sách, tạp chí |
| Tiêu đề: |
Logic-Based Distributed Routing for NoCs |
| Tác giả: |
Jose Flich, Jose Duato |
| Nhà XB: |
IEEE Computer Architecture |
| Năm: |
2008 |
|
| [19] Jose Flich, A. Mejia, P. Lopez, and Jose Duato. Region-Based Routing: An Efficient Routing Mechanism to Tackle UnreliableHardware in Network on Chips. In proceedings of the first International Symposium on Networks-on-Chip (NOCS), 2007 |
Sách, tạp chí |
| Tiêu đề: |
Region-Based Routing: An Efficient Routing Mechanism to Tackle UnreliableHardware in Network on Chips |
| Tác giả: |
Jose Flich, A. Mejia, P. Lopez, Jose Duato |
| Nhà XB: |
proceedings of the first International Symposium on Networks-on-Chip (NOCS) |
| Năm: |
2007 |
|
| [20] Jose Flich, S. Rodrigo, and Jose Duato. An Efficient Implementation of Distributed Routing Algorithms for NoCs. In proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, 2008 |
Sách, tạp chí |
| Tiêu đề: |
An Efficient Implementation of Distributed Routing Algorithms for NoCs |
| Tác giả: |
Jose Flich, S. Rodrigo, Jose Duato |
| Nhà XB: |
ACM |
| Năm: |
2008 |
|
| [21] Philip Garcia, Katherine Compton, Michael Schulte, Emily Blem, and Wenyin Fu. An Overview of Reconfigurable Hardware in Embedded Systems. EURASIP Journal on Embedded Systems, 2006(1):13–13, January 2006 |
Sách, tạp chí |
| Tiêu đề: |
An Overview of Reconfigurable Hardware in Embedded Systems |
| Tác giả: |
Philip Garcia, Katherine Compton, Michael Schulte, Emily Blem, Wenyin Fu |
| Nhà XB: |
EURASIP Journal on Embedded Systems |
| Năm: |
2006 |
|
| [22] Samuel Garcia and Bertrand Granado. Ollaf: A fine grained dynamically reconfigurable architecture for os support. EURASIP Journal on Embedded Systems, 2009(1):574716, Nov 2009 |
Sách, tạp chí |
| Tiêu đề: |
Ollaf: A fine grained dynamically reconfigurable architecture for os support |
| Tác giả: |
Samuel Garcia, Bertrand Granado |
| Nhà XB: |
EURASIP Journal on Embedded Systems |
| Năm: |
2009 |
|
| [23] Christopher J. Glass and Lionel M. Ni. The Turn Model for Adaptive Routing. In proceedings of the International Symposium on Computer Architecture, pages 278–287, 1992 |
Sách, tạp chí |
| Tiêu đề: |
The Turn Model for Adaptive Routing |
| Tác giả: |
Christopher J. Glass, Lionel M. Ni |
| Nhà XB: |
International Symposium on Computer Architecture |
| Năm: |
1992 |
|
| [25] Pierre Guerrier and Alain Greiner. A Generic Architecture for On-Chip Packet-Switched Interconnections. In proceedings of the Conference Design, Automation and Test in Europe Conference and Exhibition (DATE ’00), pages 250–256, Paris, 2000 |
Sách, tạp chí |
| Tiêu đề: |
A Generic Architecture for On-Chip Packet-Switched Interconnections |
| Tác giả: |
Pierre Guerrier, Alain Greiner |
| Nhà XB: |
Conference Design, Automation and Test in Europe Conference and Exhibition |
| Năm: |
2000 |
|
| [26] Gu Haiyun. Survey of Dynamically Reconfgurable Network-on-Chip. In proceedings of Future Computer Sciences and Application (ICFCSA), 2011 |
Sách, tạp chí |
| Tiêu đề: |
Survey of Dynamically Reconfgurable Network-on-Chip |
| Tác giả: |
Gu Haiyun |
| Nhà XB: |
Future Computer Sciences and Application (ICFCSA) |
| Năm: |
2011 |
|